SN65LVDS050DG4, Differential Transceiver, Dual, 65LVDS050 Family, 6 Outputs, 3V to 3.6V Supply, SOIC-16

The SN65LVDS050DG4 is a dual LVDS Transmitter/Receiver uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400Mbps. The TIA/EIA-644 standard-compliant electrical interface provides a minimum differential output voltage magnitude of 247mV into a 100R load and receipt of 100mV signals with up to 1V of ground potential difference between a transmitter and receiver. It offers various driver, receiver and enabling combinations in industry-standard footprints. Because these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state but rather disconnects the input and reduces the quiescent power used by the device.

• Full-duplex signalling rates up to 150Mbps
• Bus-pin ESD exceeds 12kV
• Low-voltage differential signaling with typical output voltages of 350mV and a 100R Load
• LVTTL Input levels are 5V tolerant
• Receiver maintains high input impedance with VCC <,1.5V
• Receiver has open-circuit fail safe
• Green product and no Sb/Br

Полупроводники - Микросхемы\Логика\Кодеры / Декодеры

Технические параметры