SN74AHC125N, Buffer Gate Logic IC

The SN74AHC125N is a quadruple Bus Buffer Gate features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor and the minimum value of the resistor is determined by the current-sinking capability of the driver.

• Latch-up performance exceeds 250mA per JESD 17

Полупроводники - Микросхемы\Логика\Буферы, Приемопередатчики и Линейные Драйверы

Технические параметры